Anomalous Behavior of Synchronizer and Arbiter Circuits

THOMAS J. CHANEY AND CHARLES E. MOLNAR

Abstract—Observations are shown of oscillatory and metastable behavior of flip-flops in response to logically undefined input conditions such as those that occur in synchronizers and arbiters. Significant systems failures have resulted from this fundamentally inescapable problem that is generally not appreciated by system designers and users.

Index Terms—Asynchronous interactions, binary switching time, flip-flop metastable region, interrupt failure, synchronizer failure mode.

Discussion at a recent Workshop on Synchronizer Failures (Washington University, St. Louis, Mo.; April 27–28, 1972) has revealed that a number of computer systems made by several manufacturers are subject to significant rates of system failure that result from unreliable interactions between mutually asynchronous subsystems. Multiprocessor systems currently under development may be particularly vulnerable to synchronizer failure mechanisms that are apparently not generally appreciated by system designers and users. When arranging for intercommunication between two subsystems that do not share a common time reference, it is impossible to avoid the generation of signals (sometimes called split pulses or runt pulses) that are not logically defined. The conventional solution [1] is to use these signals as inputs to a synchronizing element, typically a flip-flop, and to assume that the flip-flop output reaches a logically defined state within some maximum fixed time after the input occurs.

The authors [4], [5] and others [2], [3] have been aware for some time that this assumption is false, and that there is no fixed time interval sufficiently long to ensure that the flip-flop will, with probability one, reach a defined output state. However, the recent evidence of system failures prompts us to call attention to some observations that have been made of the modes of anomalous output behavior of certain commonly used flip-flops in response to inputs similar to those that would occur when using these circuits as synchronizer elements [6]. The observations shown required care in circuit design and layout in order to achieve the repeatability needed to photograph the events.

In one such mode of flip-flop behavior, illustrated by Figs. 1 and 2, the output hovers for an indeterminate time at a metastable value somewhere intermediate between the defined 0 and 1 output levels. This mode is typical of flip-flop circuits that have a small signal-propagation time to signal-rise time ratio. The figures show the response of an emitter-coupled logic (ECL) clocked R-S flip-flop (Motorola MC1016) when the clock input signal is switched off as the data input signal is changing. Fig. 1 is a 5-min exposure of a sampling oscilloscope display of Q and Q̅; while Fig. 2, from a real time oscilloscope, shows the details of some individual output trajectories.

In another anomalous mode of behavior, shown in Figs. 3 and 4, the Q and Q̅ outputs oscillate in phase a number of times between the 0 and 1 state before finally coming to rest out of phase. This mode is typical of flip-flops constructed from gates with larger propagation time to rise time ratios. Transistor-transistor logic (TTL) R-S-type flip-flops are often constructed by cross tying two NAND gates. Fig. 3 shows the resulting behavior when the R and S inputs of an R-S flip-flop constructed from two gates in a SN7410 package are switched high at the same time. Fig. 4, a real-time display of another TTL R-S
Index Terms—Disjoint system of Post algebras, generalized monotonic system of Post algebras, generalized Post algebras, monotonic system of Post algebras, multiple-valued logic design, Post algebras, ternary switching theory.

I. INTRODUCTION

There has been recent interest in both the disjoint and monotonic systems of Post algebras. An axiomatization for the former system appears in [1]; an axiomatization for the latter system appears in [2]. Since a feature of equational axiomatization is that it throws maximum emphasis on essential properties of the unary operators that are employed, the following correspondence provides such an axiomatization for the disjoint system of Post algebras.

Thus basic properties of the disjoint unary operators are given from which all other properties of these operators may be obtained. This result is of interest with respect to recent work in generalized Post algebras, which ensures only monotonic representations and hence is a generalization of the monotonic system of Post algebras [3]. Generalization of Post algebras that ensures disjoint representations is important for considerations of logical design, and plays a role in [6], for example.

A bibliography for mathematical references may be found in [5]. Applications may be found in various papers in these TRANSACTIONS or in the Conference Records for the 1971 and 1972 Symposia on the Theory and Applications of Multiple-Valued Logic Design. In particular, the result that follows for the case $n = 3$ is pertinent for applications in ternary switching theory.

II. AXIOMATIZATION

For completeness, the axioms given in [1] are repeated here. Let $n$ be a fixed integer $> 2$. Let $L$ be a distributive lattice with zero 0 and unit 1, with the least upper bound of $x$ and $y$ denoted by $x \lor y$ and the greatest lower bound of $x$ and $y$ denoted by $x \land y$, and satisfying the following conditions.

Axiom 1: For every element $x \in L$, there exist $n$ elements $C_0(x)$, $C_1(x)$, $\cdots$, $C_{n-1}(x)$ which are pairwise disjoint and whose least upper bound is 1.

Axiom 2: There exist $n$ fixed elements of $L$, denoted 0 = $e_0$, $e_1$, $\cdots$, $e_n-1$, $e_{n-1} = 1$ with the following properties.

Axiom 2a: The elements form a chain, with $e_{i-1} \leq e_i$ for $1 \leq i \leq n-1$.

Axiom 2b: If $x \in L$ and $x \land e_1 = 0$, then $x = 0$.

Axiom 2c: If $x \in L$ and, for some $i$, $x \lor e_{i-1} = e_i$, then $x = e_i$.

Axiom 3: For every $x \in L$,

$$x = [e_1 \land C_1(x)] \lor [e_2 \land C_2(x)] \lor \cdots \lor [e_{n-2} \land C_{n-2}(x)] \lor C_{n-1}(x).$$

To obtain the above in equational form, consider algebras $(L, \lor, \land, C_0, C_1, \cdots, C_{n-1}, e_0, e_1, \cdots, e_{n-1})$, where $\lor$ and $\land$ are binary operations, $C_0, C_1, \cdots, C_{n-1}$ are unary operations, and $e_0, e_1, \cdots, e_{n-1}$ are distinguished elements of the set $L$ satisfying the following postulates for all $x$ and $y$ in $L$.

Postulate H1: The set $L$ with the operations $\lor$ and $\land$ is a distributive lattice (see, for example, defining equations in [4, pp. 5, 35]).

Postulate H2: $e_0 \lor x = x$. $e_i \land e_j = e_{ij}$ for $i < j$. $x \land e_{n-1} = x$.

Postulate H3: $C_i(x) \land C_j(x) = e_0$ for $i \neq j$. $C_0(x) \lor C_1(x) \lor \cdots \lor C_{n-2}(x) \lor C_{n-1}(x) = e_{n-1}$.

Postulate H4: $C_i(x) \lor y = [C_i(x) \lor C_0(y) \lor C_1(y) \lor \cdots \lor C_{i}(y)] \lor [C_j(x) \lor [C_0(x) \lor C_1(x) \lor \cdots \lor C_{i-1}(x)] \lor e_{i-1}]$ for $i > 1$. $C_0(x) \land y = C_0(x) \lor C_0(y)$.

Postulate H5: $C_i(e_j) = e_0$ for $i \neq j$.

Postulate H6: $x = [e_1 \land C_1(x)] \lor [e_2 \land C_2(x)] \lor \cdots \lor [e_{n-1} \land C_{n-1}(x)]$.

Theorem: Postulates H1 through H6 completely characterize Post algebras of order $n$.

Proof: If Postulates H1 through H6 hold, then Axioms 1, 2, and 3 follow. Note first that $C_i(e_j) = e_{n-1}$ follows directly from Postulate...