## Correspondence

## Anomalous Behavior of Synchronizer and Arbiter Circuits

## THOMAS J. CHANEY AND CHARLES E. MOLNAR


#### Abstract

Observations are shown of oscillatory and metastable behavior of flip-flops in response to logically undefined input conditions such as those that occur in synchronizers and arbiters. Significant systems failures have resulted from this fundamentally inescapable problem that is generally not appreciated by system designers and users.


Index Terms-Asynchronous interactions, binary switching time, flip-flop metastable region, interrupt failure, synchronizer failure mode.

Discussion at a recent Workshop on Synchronizer Failures (Washington University, St. Louis, Mo.; April 27-28, 1972) has revealed that a number of computer systems made by several manufacturers are subject to significant rates of system failure that result from unreliable interactions between mutually asynchronous subsystems. Multiprocessor systems currently under development may be particularly vulnerable to synchronizer failure mechanisms that are apparently not generally appreciated by system designers and users. When arranging for intercommunication between two subsystems that do not share a common time reference, it is impossible to avoid the generation of signals (sometimes called split pulses or runt pulses) that are not logically defined. The conventional solution [1] is to use these signals as inputs to a synchronizing element, typically a flip-flop, and to assume that the flip-flop output reaches a logically defined state within some maximum fixed time after the input occurs.
The authors [4], [5] and others [2], [3] have been aware for some time that this assumption is false, and that there is no fixed time interval sufficiently long to ensure that the flip-flop will, with probability one, reach a defined output state. However, the recent evidence of system failures prompts us to call attention to some observations that have been made of the modes of anomalous output behavior of certain commonly used flip-flops in response to inputs similar to those that would occur when using these circuits as synchronizer elements [6]. The observations shown required care in circuit design and layout in order to achieve the repeatability needed to photograph the events.
In one such mode of flip-flop behavior, illustrated by Figs. 1 and 2, the output hovers for an indeterminate time at a metastable value somewhere intermediate between the defined 0 and 1 output levels. This mode is typical of flip-flop circuits that have a small signal-propagation time to signal-rise time ratio. The figures show the response of an emitter-coupled logic (ECL) clocked $R-S$ flip-flop (Motorola MC1016) when the clock input signal is switched off as the data input signal is changing. Fig. 1 is a $5-\mathrm{min}$ exposure of a sampling oscilloscope display of $Q$ and $\bar{Q}$; while Fig. 2, from a real time oscilloscope, shows the details of some individual output trajectories.

In another anomalous mode of behavior, shown in Figs. 3 and 4, the $Q$ and $\bar{Q}$ outputs oscillate in phase a number of times between the 0 and 1 state before finally coming to rest out of phase. This mode is typical of flip-flops constructed from gates with larger propagation time to rise time ratios. Transistor-transistor logic (TTL) $R$ - $S$-type flip-flops are often constructed by cross tying two NAND gates. Fig. 3 shows the resulting behavior when the $R$ and $S$ inputs of an $R-S$ flipflop constructed from two gates in a SN7410 package are switched high at the same time. Fig. 4, a real-time display of another TTL $R-S$

[^0]

Fig. 1. $Q$ and $\bar{Q}$ of ECL clocked $R-S$ flip-flop with clock and data inputs changing simultaneously ( $5 \mathrm{~ns} / \mathrm{div}, 0.25 \mathrm{~V} / \mathrm{div}$ ).


Fig. 2. Selected responses of ECL clocked $R-S$ flip-flop to clock and data inputs changing simultaneously ( $10 \mathrm{~ns} / \mathrm{div}, 0.2 \mathrm{~V} / \mathrm{div}$ ).


Fig. 3. $Q$ and $\bar{Q}$ TTL cross-tied NAND gates (SN7410) with the $R$ and $\xi$ inputs switched high simultaneously ( $5 \mathrm{~ns} / \mathrm{div}, 1 \mathrm{~V} / \mathrm{div}$ ).


Fig. 4. Selected responses of TTL cross-tied NAND gates (SN7400) with a runt pulse applied to the $R$ input ( $10 \mathrm{~ns} / \mathrm{div}, 1 \mathrm{~V} / \mathrm{div}$ ).


Fig. 5. Selected responses of SN 7474 TTL flip-flop with the clock and data input signals carefully adjusted. Left $Q$, right $\bar{Q}(5 \mathrm{~ns} / \mathrm{div}$, $1 \mathrm{~V} /$ div).
flip-flop, shows the behavior when a runt pulse is supplied to the $R$ input. Note that the oscillation continues until the flip-flop settles.

Because it has been widely used as a synchronizer element, we observed the behavior of a SN7474-type $D$-edge triggered latch made up of three internally interconnected $R-S$ flip-flops. Three different relationships of time and phase between the clock and data input signals produced anomalous behavior. Two relationships: 1) the clock and data signals both switching high at almost the same time; and 2) the data signal switching high approximately 3 ns before the clock signal switched high, produced longer than normal propagation times that varied from trial to trial. When the outputs did begin to switch, they always switched fully from one state to the other with a normal rise time. The third input condition, with the data switching low approximately 3 ns before the clock signal switched high, produced pulses of variable width at the outputs as shown in Fig. 5.

We feel that it is important that computer system and circuit designers recognize the fundamental nature of this problem, and that computer programmers and users should be aware of this relatively obscure, and difficult to pinpoint failure mechanism that may account for some fraction of previously unexplainable system crashes. It is surprising that there is little literature on this topic and we are unaware of any commercially available integrated circuit flip-flop that is specified in a manner that makes it possible to predict its failure probability as a synchronizing element. We have found only scattered instances in which the possibility of this type of failure has been taken into account by designers in estimating the reliability of their systems.

## References

[1] W. H. Ware, Digital Computer Technology and Design, vol. II. New York: Wiley, 1963, p. 13.18.
[2] H. J. Gray, Digital Computer Engineering. Englewood Cliffs, N.J.: Prentice-Hall, 1963, pp. 198-201.
[3] I. Catt, "Time loss through gating of asynchronous logic signal pulses," IEEE Trans. Electron. Comput. (Short Notes), vol. EC-15, pulses," IEEE Trans. Elec
pp. 108-111, Feb. 1966.
[4] W. M. Littlefield and T. J. Chaney, "The glitch phenomenon," Comput. Syst. Lab., Washington Úniv., St. Louis, Mo., Tech. Memo. 10, Dec. 1966 .
[5] G. R. Couranz, "An analysis of binary circuits under marginal triggering conditions," Comput. Syst. Lab., Washington Univ., St. Louis, Mo., Tech. Rep. 15, Nov. 1969.
[6] T. J. Chaney, S. M. Ornstein, and W. M. Littlefield, "Beware the synchronizer," presented at the COMPCON-72 IEEE Comput. Soc. Conf., San Francisco, Calif., Sept. 12-14, 1972.

## An Equational Axiomatization for the Disjoint System of Post Algebras

## GEORGE EPSTEIN

Abstract-It is shown that the class of Post algebras of finite order $n$ is equationally definable where the only unary operators are the disjoint operators $C_{i}, i=0,1, \cdots, n-1$.

Manuscript received June 9, 1972; revised October 19, 1972.
The author is with the Department of Mathematics, University of California, Los Angeles, Calif. 90024.

Index Terms-Disjoint system of Post algebras, generalized monotonic system of Post algebras, generalized Post algebras, monotonic system of Post algebras, multiple-valued logic design, Post algebras, ternary switching theory.

## I. Introduction

There has been recent interest in both the disjoint and monotonic systems of Post algebras. An axiomatization for the former system appears in [1]; an axiomatization for the latter system appears in [2]. Since a feature of equational axiomatization is that it throws maximum emphasis on essential properties of the unary operators that are employed, the following correspondence provides such an axiomatization for the disjoint system of Post algebras.
Thus basic properties of the disjoint unary operators are given from which all other properties of these operators may be obtained. This result is of interest with respect to recent work in generalized Post algebras, which ensures only monotonic representations and hence is a generalization of the monotonic system of Post algebras [3]. Generalization of Post algebras that ensures disjoint representations is important for considerations of logical design, and plays a role in [6], for example.
A bibliography for mathematical references may be found in [5]. Applications may be found in various papers in these Transactions or in the Conference Records for the 1971 and 1972 Symposiums on the Theory and Applications of Multiple-Valued Logic Design. In particular, the result that follows for the case $n=3$ is pertinent for applications in ternary switching theory.

## II. Axiomatization

For completeness, the axioms given in [1] are repeated here.
Let $n$ be a fixed integer $\geqslant 2$. Let $L$ be a distributive lattice with zero 0 and unit 1 , with the least upper bound of $x$ and $y$ denoted by $x \vee y$ and the greatest lower bound of $x$ and $y$ denoted by $x \wedge y$, and satisfying the following conditions.

Axiom 1: For every element $x \in L$ there exist $n$ elements $C_{0}(x)$, $C_{1}(x), \cdots, C_{n-1}(x)$ which are pairwise disjoint and whose least upper bound is 1 .

Axiom 2: There exist $n$ fixed elements of $L$, denoted $0=e_{0}$, $e_{1}, \cdots, e_{n-2}, e_{n-1}=1$ with the following properties.

Axiom 2a: The elements form a chain, with $e_{i-1} \leqslant e_{i}$ for $1 \leqslant i \leqslant n-1$.

Axiom 2b: If $x \in L$ and $x \wedge e_{1}=0$, then $x=0$.
Axiom 2c: If $x \in L$ and, for some $i, x \vee e_{i-1}=e_{i}$, then $x=e_{i}$. Axiom 3: For every $x \in L$,
$x=\left[e_{1} \wedge C_{1}(x)\right] \vee\left[e_{2} \wedge C_{2}(x)\right] \vee \cdots \vee$

$$
\left[e_{n-2} \wedge C_{n-2}(x)\right] \vee C_{n-1}(x)
$$

To obtain the above in equational form, consider algebras $(L, \vee, \wedge$, $\left.C_{0}, C_{1}, \cdots, C_{n-1}, e_{0}, e_{1}, \cdots, e_{n-1}\right)$, where $\vee$ and $\wedge$ are binary operations, $C_{0}, C_{1}, \cdots, C_{n-1}$ are unary operations, and $e_{0}, e_{1}, \cdots$, $e_{n-1}$ are distinguished elements of the set $L$ satisfying the following postulates for all $x$ and $y$ in $L$.

Postulate H1: The set $L$ with the operations $\vee$ and $\wedge$ is a distributive lattice (see, for example, defining equations in [4, pp. 5, 35]).
Postulate H2: a) $e_{0} \vee x=x$. b) $e_{i} \wedge e_{j}=e_{i}$ for $i \leqslant j$. c) $x \wedge e_{n-1}$ $=x$.
Postulate H3: a) $C_{i}(x) \wedge C_{j}(x)=e_{0}$ for $i \neq j$. b) $C_{0}(x) \vee C_{1}(x)$ $\vee \ldots \vee C_{n-2}(x) \vee C_{n-1}(x)=e_{n-1}$.
Postulate H4: a) $C_{i}(x \vee y)=\left\{C_{i}(x) \wedge\left[C_{0}(y) \vee C_{1}(y) \vee \cdots \vee C_{i(y)}\right]\right\}$ $\vee\left\{C_{i}(y) \wedge\left[C_{0}(x) \vee C_{1}(x) \vee \cdots \vee C_{i}(x)\right]\right\}$ for $i>1$. b) $C_{0}(x \wedge y)$ $=C_{0}(x) \vee C_{0}(y)$.
Postulate H5: $C_{i}\left(e_{j}\right)=e_{0}$ for $i \neq j$.
Postulate H6: $x=\left[e_{1} \wedge C_{1}(x)\right] \vee\left[e_{2} \wedge C_{2}(x)\right] \vee \cdots \vee\left[e_{n-1}\right.$ $\left.\wedge C_{n-1}(x)\right]$.
Theorem: Postulates H1 through H6 completely characterize Post algebras of order $n$.

Proof: If Postulates H1 through H6 hold, then Axioms 1, 2, and 3 follow. Note first that $C_{i}\left(e_{i}\right)=e_{n-1}$ follows directly from Postulate


[^0]:    Manuscript received June 19, 1972. This work was supported in part by the National Institutes of Health Grant R00396 from the Division of Research Resources and in part by the Advanced Research Projects Agency of the Department of Defense under Contract SD-302.
    The authors are with the Computer Systems Laboratory, Washington University, St. Louis, Mo. 63110.

