

## 1701 MULTIPLEX/DIVIDE (Revised)

1. Aux ~~Set~~ Set Latch

$$On = (I_n)(Gauss)(Div Op + Mult Op) \quad \checkmark$$

$$Off = (\overline{I_n})(t_3 - t_2) + (Start Reset) \quad \checkmark$$

2. Transfer Address Reg. Gate = (Aux. for Set Latch)  $\checkmark$ 

3. A Cycle Eliminat. Latch

$$On = (A \text{ key work } P_n)(t_3 - t_2)(Div Op + Mult Op) \quad \checkmark$$

$$Off = (\overline{A} \leq HLE)(Set Quot Trig)(t_3 - t_2) + (I_n) \\ + (A \leq AX)(Set Quot Trig)(t_3 - t_2)(Process) \\ + (Multiplier Latch Sig. Digit)(Clock Cycle)(t_3 - t_2)(Process)$$

4. X-Positin Latch

$$On = (A \text{ Cycle Elim. Latch } t_3 - t_2)(Process) \quad \checkmark$$

$$Off = (\overline{A \text{ Cycle Elim. Latch}})(t_3 - t_2)(Process) + I_n \quad \checkmark$$

5. Set Quotient Trig

$$On Gate = (\overline{Set Quot Trig})(X-Pos <sup>let</sup> <sub>on</sub>) \quad \checkmark$$

$$Binary Set = (Div Op)(Process)(t_3 - t_2) \quad \checkmark$$

$$Off Gate = (Set Quot Trig) \quad \checkmark$$

$$Reset = Start Reset$$

not good  
higher will  
set again  
(start  
x latch at 10.5  
n9  
SP - 1/20/10)

## H01 MULTIPLY / DIVIDE (Revised)

## 6. Sign Trigger

$$\text{On Gate} = [(A \sim (\text{Aux Star Set L}) + (B \sim (\text{Div Op})) \\ + (\text{Clear B 7d Lt}) \sim (B \sim (\text{Multiplier Lt}))] (\text{Sign Trig})$$

$$\text{Binary Set} = [(t_3 - t_0) \sim (\text{Reg B A}) (\text{End Div Lt})]$$

$$\text{Off Gate} = [(\text{Div Op}) + (\text{Clear B 7d Lt}) (\text{Multiplier Lt})] \\ \cdot (B \sim (\text{Sign Trig}))$$

$$\text{Reset} = I \sim +$$

## 7. End Divide Latch

$$\text{On} = (B \sim (\text{Reg B}) (\text{Div Op}) (t_6 - t_7))$$

$$\text{Off} = I \sim$$

## 8. Reverse Scan Latch

$$\text{On} = (B \sim (\text{A Lt}) (\text{Set Q out Trig}) (t_{10} - t_0))$$

$$\text{Off} = (\text{A} \sim (\text{E in Lt}) (t_7 - t_0))$$

## 9. A Latch

$$\text{On} = (\text{A Subt A Lt}) (\text{A Subt 2A Lt}) (\text{A-Aux Cycle})$$

$$+ (\text{Multiplier Lt}) (\text{Reg IX}) (\text{B-Aux Cycle}) (\text{Process})$$

$$\text{Off} = (\text{X-Pos Lt}) (\text{Process}) (t_0 - t_{10}) + (\text{Start Rst})$$

## 1401 MULTIPLY / DIVIDE (Revised)

## 10. ZA Latch

$$\begin{aligned}
 \text{On} &= (\Delta \text{Subt ZA Lt}) (\Delta A\text{-Aux Cycle}) \\
 &\quad + (\text{Multiplier Lt}) (\overline{B\text{-Aux Cycle}}) (\text{Mlt.} \geq 2) (\text{Process}) \\
 \text{Off} &= (\overline{X\text{-Pos. Lat}}) (\text{Process}) (t_0 - t_{1.5}) + (\text{Start Rst}) \\
 &\quad \text{LAT}
 \end{aligned}$$

## 11. Clear B Field Latch

$$\begin{aligned}
 \text{On} &= (\text{Mult Op}) (\overline{I-}) (\text{SUM}) \\
 \text{Off} &= (\text{Set Prd Sign Lt}) (\text{Process}) (t_0 - t_2) + (\text{Start Rst})
 \end{aligned}$$

$$\begin{aligned}
 \text{12. Force BZ} &= (\text{Clear BZ Lt}) (\text{Multiplier Lt}) (\text{Not Block Op. Bus}) \\
 &\quad + (\text{Multiplier Lt}) (\overline{B\text{Reg} \geq 2}) (\text{Not Block Op. Bus})
 \end{aligned}$$

## 12. Multiplier Latch

$$\begin{aligned}
 \text{On} &= (\overline{X\text{-Pos Lt}}) (\text{Mult Op}) (\text{Process}) (t_0 - t_{1.5}) \\
 \text{Off} &= (\overline{A\text{ Cycle Elim Lt}}) (\text{Process}) (t_0 - t_2)
 \end{aligned}$$

## 14. Set Prd Sign Latch

$$\begin{aligned}
 \text{On} &= (\text{Clear BZ Lt}) (\text{Mult Op}) (t_2 - t_3) \\
 \text{Off} &= (\overline{\Delta B\text{Aux}}) (\overline{\Delta A\text{Aux}}) (\text{Process}) (t_0 - t_1)
 \end{aligned}$$

(MULTIPLIER LAT)


## 1401 MULTIPLY/DIVIDE (Revised)

- 02A7 ✓ X 15. A-Aux Star Gate Out = (Delta A-Aux Cycle) (t<sub>q-0</sub>)
- 02A7 ✓ Y 16. B-Aux Star Gate Out = (Delta B-Aux Cycle) (t<sub>q-0</sub>)
- 02A7 ✓ X 17. A-STAR Gate Out =  $\frac{(\text{A-Aux Star Gate Out})}{(\Delta A \text{ AUX } N)}$
- 02A7 ✓ X 18. B-Star Gate Out =  $\frac{(\text{B-Aux Star Gate Out})}{(\Delta B \text{ AUX } N)}$  *collate gate into same star after 100ns*  
 ↓ t<sub>2.5</sub>
- Out on 0212X 19. B-Aux Star Set (Units) = (Delta B-Aux Cycle) (B < A Lt)  
 + (Aux Star Set Lt) (Delta B<sub>N</sub>) + (Delta B-Aux Cycle) (Multiplier Lt)  
 (1 1/2) : 1 1/2 1 1/2
- Out on 0212X 20. B-Aux Star Set (Tens & Hundreds) = (B-Aux Cycle) (B < A Lt) (A<sub>N</sub>)  
 + (Aux Star Set Lt) (B<sub>N</sub>) + (B-Aux Cycle) (Multiplier Lt)
- X 02A7 21. A-Aux Star Set (Units) = (Aux Star Set Lt) (A<sub>N</sub>) 1 2/3
- X A7? 22. A-Aux Star Set (Tens & Hundreds) = (Aux Star Set Lt) (A<sub>N</sub>)
- X 23. Complement Gate = (A Lt + 2A Lt) (B<sub>N</sub>) (Div Op) (X - Pos Lt)  
 + (Multiplier Lt) (B<sub>Reg</sub>) (2) (B-Aux Cycle) (Process)

1401 MULTIPLY/DIVIDE (Revised)

govern  
this

24. Compare Gate = (Bn X Div Op) [ (A vs Set Lt) + (Quot Trig) + (B-Aux X B-Aux) ]




25. Set Sign Gate = (End Div Lt X Set Quot Trig) + (Set Prod Sign Lt X B-Aux Cycle)

26. Force Adder Carry = (Div Op X A-Aux Cycle X t<sub>g</sub>-t<sub>o</sub>)

27. Arithmetic Digit Gate = [ (Quot Trig) + (A Lt + 2 A Lt X X-Pos Lt) + (Multiplier Lt X B Reg > 2 X B-Aux Cycle) ] (Not Block Op • Bn)

28. Arith Zone Gate & B Reg Zone Inh.



## 1401 MULTIPLY / DIVIDE (Revised)

29. B Reg Transfer Gate

$$X = (\overline{\text{Arith Dig Gate}}) (\text{Div Op} \times \text{Not Block Op} \cdot \text{Bv}) \\ + (\text{X-Pos Lt} \times \text{B-Aux Cycle} \times \text{Mult Op} \times \text{Not Block Op} \cdot \text{Bv})$$

30. Set A Translator Output To 2 (Dot on " with # 39)

$$X \text{ T} = (\text{B Reg} > 2) (\text{Multiplier Lt} \times \text{B-Aux Cycle} \times \text{Process})$$

31. Block Zone Adder = (Div Op + Mult Op)

+ V

$$X \text{ 32. Adder Carry Trig Gate} = (\text{Mult Op} + \text{Div Op} \times \text{Adder Carry} \times \text{Arith Dig Gate})$$

$$X \text{ 33. Set A Bit In Mem} = (\text{Set Sign Gate} \times \overline{\text{Sign Trig}} \times \text{Not Block Op} \cdot \text{Bv})$$

$$X \text{ 34. Set B Bit In Mem} = (\text{Set Sign Gate} \times \text{Not Block Op} \cdot \text{Bv})$$

$$X \text{ 35. Set C2 In Mem} = (\text{Set Sign Gate} \times \overline{\text{Sign Trig}} \times \text{Not Block Op} \cdot \text{Bv})$$

$$X \text{ 36. Reset Delta Compare Latches} = (\text{A-Aux Cycle}) + \overline{\text{Start Ret}} \\ + \text{IN}$$

$$X \text{ 37. A Gate} = (\text{X-Pos Lt} \times \text{A Latch}) + (\overline{\text{Div Op} + \text{Mult Op}}) \\ \text{(-T)} \quad \text{T}$$

# Hex Multiplier / Divide (Revised)

✓ 38. 2A Gate <sup>(-T)</sup> (~~X-for LE~~) (2A Latch)

Is this  
A Reg translator  
output?

39. Set A Reg to 1 = (Quot Trig) (Δ Subt A LE) (Δ Subt 2A LE)

X 40. Set A Reg to 2 = (Quot Trig) (Δ Subt 2A LE) (~~Δ Subt A LE~~)

X 41. Set A Translator Output to φ = (~~A Gate~~) (~~2A Gate~~) (~~Set 61~~) (~~Set 62~~)  
(on 02A7)

42. Set Arith Check Latch

X

(Arith Digit Gate - Calc) (Arith Check) (Process Ld 7.5 - L9)

SET

X 43. Overflow = (~~Set Quot Trig~~) (~~Aldor Carry~~) (Not Carry Trig Output)  
LAT (Set Quot Trig) (Δ Subt 2A Latch) (B Reg 8)

X 44. I/E Change = (Overflow) + (End Div LE) (B A LE) (Set Quot Trig)  
+ (WM) (Multiplier Latch) (B Reg φ)

(CLEAR B FIELD LAT) + BLANK

+ (Set prod sign latch) (B aux cy)  
(A Latch + 2A Latch)

Check this for timing  
(When is adder carry recognized)  
(Paul says OK)



## 1401 MULTIPLY/DIVIDE (Revised)

Delta A-Aux Cycle Latch

$$\begin{aligned}
 \text{On} &= (\text{Eliminate 'Off' (Process Lt)}) \\
 \text{Off} &= (\text{A-Aux Cycle Lt} \times \text{Process Lt} \times (t_6 - t_{7.5})) + (\text{Start Rst}) \\
 &\quad + (\text{Tape Load}) + (\text{Gated Load Key})
 \end{aligned}$$

*must be set to 9*

A-Aux Cycle Latch

$$\begin{aligned}
 \text{On} &= (\Delta \text{A-Aux Cycle Lt} \times \text{Process Lt} \times (t_6 - t_1)) \\
 &\quad + (\text{A-Aux STAR Key}) \\
 \text{Off} &= (\Delta \text{Process Lt} \times (t_6 - t_{1.5})) + (\text{B-Aux STAR Key}) \\
 &\quad + (\text{I-STAR Key}) + (\text{A-STAR Key}) + (\text{B-STAR Key}) \\
 &\quad + (\text{Mem Scan}) + (\text{Print})
 \end{aligned}$$

Delta B-Aux Cycle Latch

$$\begin{aligned}
 \text{On} &= (\text{Multiplier Lt} \times \text{Par Bit} \times \text{B-Aux Cycle} \times \text{Process Lt} \times (t_6 - t_{7.5})) \\
 &\quad + (\text{A-Aux Cycle} \times \text{Process Lt} \times (t_6 - t_{7.5})) \\
 &\quad + (\text{END DIV LATCH}) + (\text{A-B-C-A-X Set, Quot Trig}) \times \text{Process Lt} \times (t_6 - t_{7.5}) \\
 \text{Off} &= (\text{B-Aux Cycle Lt} \times \text{Process Lt} \times (t_6 - t_{7.5})) \\
 &\quad + (\text{Start Rst}) + (\text{Tape Load}) + (\text{Gated Load Key})
 \end{aligned}$$

*(GWN)(BR)(at gate of latch)*

B-Aux Cycle Latch

$$\begin{aligned}
 \text{On} &= (\Delta \text{B-Aux Cycle Lt} \times \text{Process Lt} \times (t_6 - t_1)) \\
 &\quad + (\text{B-Aux STAR Key}) \\
 \text{Off} &= (\Delta \text{Process Lt} \times (t_6 - t_{1.5})) + (\text{A-Aux STAR Key}) \\
 &\quad + (\text{I-STAR Key}) + (\text{A-STAR Key}) + (\text{B-STAR Key}) \\
 &\quad + (\text{Mem Scan}) + (\text{Print})
 \end{aligned}$$



# 1401 Multiply Digit Recognition

